Clients include:

Home
Experience
Education
IC Verification
IC Design
Trainings
Resume
Contact

Trainings

ASIC and FPGA Methodology Training

I lead workshops in VHDL and Verilog language and applications. With years of hands-on design experience I'm able to provide a practial as well as theoretical background to enhance the trainee's experience. These seminars immerse the design engineer into a thorough working knowledge of designing and doing verification with these HDL languages. For more information contact me.